LM2665 Switched Capacitor Voltage Converter



LM2665 Switched Capacitor Voltage Converter General Description Features

The LM2665 CMOS charge-pump voltage converter operates as a voltage doubler for an input voltage in the range of +2.5V to +5.5V. Two low cost capacitors and a diode (needed during start-up) are used in this circuit to provide up to 40 mA of output current. The LM2665 can also work as a voltage divider to split a voltage in the range of +1.8V to +11V in half.


The LM2665 operates at 160 kHz oscillator frequency to reduce output resistance and voltage ripple. With an operating current of only 650 μ A (operating efficiency greater than 90% with most loads) and 1 μ A typical shutdown current, the LM2665 provides ideal performance for battery powered systems. The device is in SOT-23-6 package.

- Doubles or Splits Input Supply Voltage
- SOT23-6 Package
- 12Ω Typical Output Impedance
- 90% Typical Conversion Efficiency at 40 mA
- 1µA Typical Shutdown Current

Applications

- Cellular Phones
- Pagers
- PDAs
- Operational Amplifier Power Suppliers
- Interface Power Suppliers
- Handheld Instruments

Basic Application Circuits



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V+ to GND Voltage:		5.8V
OUT to GND Voltage:		11.6V
OUT to V+ Voltage:		5.8V
SD	(GND – 0.3V)	to (V+ +
		0.3V)
V+ and OUT Continuous Output Current		50 mA
Output Short-Circuit Duration to GND (Note 2)		1 sec.

Continuous Power	600 mW
Dissipation ($T_A = 25^{\circ}C$)(Note	
3)	
T _{JMax} (Note 3)	150°C
θ _{JA} (Note 3)	210°C/W
Operating Junction	–40° to 85°C
Temperature Range	
Storage Temperature Range	–65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	300°C
ESD Rating	2kV

Electrical Characteristics

Limits in standard typeface are for $T_J = 25^{\circ}$ C, and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified: V+ = 5V, C₁ = C₂ = 3.3 µF. (Note 4)

Symbol			Min	Тур	Max	
	Parameter	Condition	(Note 5)	(Note 6)	(Note 5)	Units
V+	Supply Voltage		2.5		5.5	V
l _Q	Supply Current	No Load		650	1250	μA
I _{SD}	Shutdown Supply Current			1		μA
V _{SD}	Shutdown Pin Input Voltage	Shutdown Mode	2.0 (Note 7)			V
		Normal Operation			0.8 (Note 8)	V
I _L	Output Current		40			mA
R _{sw}	Sum of the R _{ds(on)} of the four internal MOSFET switches	I _L = 40 mA		3.5	8	Ω
R _{OUT}	Output Resistance (Note 9)	$I_L = 40 \text{ mA}$		12	25	Ω
f _{osc}	Oscillator Frequency	(Note 10)	80	160		kHz
f _{sw}	Switching Frequency	(Note 10)	40	80		kHz
P _{EFF}	Power Efficiency	R _L (1.0k) between GND and OUT	86	93		%
		$I_L = 40 \text{ mA to GND}$		90		
V _{OEFF}	Voltage Conversion Efficiency	No Load	99	99.96		%

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: OUT may be shorted to GND for one second without damage. However, shorting OUT to V+ may damage the device and should be avoided. Also, for temperatures above 85°C, OUT must not be shorted to GND or V+, or device may be damaged.

Note 3: The maximum allowable power dissipation is calculated by using $P_{DMax} = (T_{JMax} - T_A)/\theta_{JA}$, where T_{JMax} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance of the specified package.

Note 4: In the test circuit, capacitors C_1 and C_2 are 3.3 μ F, 0.3 Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.


Note 5: Min. and Max. limits are guaranteed by design, test, or statistical analysis.

Note 6: Typical numbers are not guaranteed but represent the most likely norm.

Note 7: The minimum input high for the shutdown pin equals 40% of V+.


Note 8: The maximum input low of the shutdown pin equals 20% of V+.


Note 9: Specified output resistance includes internal switch resistance and capacitor ESR. See the details in the application information for positive voltage doubler. **Note 10:** The output switches operate at one half of the oscillator frequency, $f_{OSC} = 2f_{SW}$.




LM2665


Typical Performance Characteristics (Circuit of Figure 1, V+ = 5V unless otherwise specified) (Continued)








10004912



Oscillator Frequency vs Temperature



Connection Diagram

6-Lead SOT (M6)



10004922 Actual Size

Top View With Package Marking

Ordering Information

Order Number	Package Number	Package Marking	Supplied as
LM2665M6	MF06A	SO4A (Note 11)	Tape and Reel (1000 units/rail)
LM2665M6X	MF06A	SO4A (Note 11)	Tape and Reel (3000 units/rail)

Note 11: The first letter "S" identifies the part as a switched capacitor converter. The next two numbers are the device number. The fourth letter "A" indicates the grade. Only one grade is available. Larger quantity reels are available upon request.

Pin Descriptions

		Function		
Pin	Name	Voltage Doubler	Voltage Split	
1	V+	Power supply positive voltage input.	Positive voltage output.	
2	GND	Power supply ground input	Same as doubler	
3 CAP-		Connect this pin to the negative terminal of the	Same as doubler.	
3 CAF-	charge-pump capacitor			
4 SD		Shutdown control pin, tie this pin to ground in normal	Same as doubler.	
	operation.			
5	OUT	Positive voltage output. Power supply positive voltage		
6	CAP+	Connect this pin to the positive terminal of the	Same as doubler	
0		charge-pump capacitor.		

Circuit Description

The LM2665 contains four large CMOS switches which are switched in a sequence to double the input supply voltage. Energy transfer and storage are provided by external capacitors. Figure 2 illustrates the voltage conversion scheme. When S_2 and S_4 are closed, C_1 charges to the supply voltage V+. During this time interval, switches S_1 and S_3 are open. In the next time interval, S_2 and S_4 are open; at the same time, S_1 and S_3 are closed, the sum of the input voltage V+ and the voltage across C_1 gives the 2V+ output voltage when there is no load. The output voltage drop when a load is added is determined by the parasitic resistance ($R_{ds(on)}$ of the MOSFET switches and the ESR of the capacitors) and the charge transfer loss between capacitors. Details will be discussed in the following application information section.




FIGURE 2. Voltage Doubling Principle

Application Information

POSITIVE VOLTAGE DOUBLER

The main application of the LM2665 is to double the input voltage. The range of the input supply voltage is 2.5V to 5.5V.

The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistance. The voltage source equals 2V+. The output resistance R_{out} is a function of the ON resistance of the internal MOSFET switches, the oscillator frequency, the capacitance and ESR of C₁ and C₂. Since the switching current charging and discharging C₁ is approximately twice as the output current, the effect of the ESR of the pumping capacitor C₁ will be multiplied by four in the output resistance. The output capacitor C₂ is charging and discharging at a current approximately equal to the output current, therefore, its ESR only counts once in the output resistance. A good approximation of R_{out} is:

$$R_{OUT} \simeq 2R_{SW} + \frac{2}{f_{OSC} \times C_1} + 4ESR_{C1} + ESR_{C2}$$

where R_{SW} is the sum of the ON resistance of the internal MOSFET switches shown in Figure 2.

The peak-to-peak output voltage ripple is determined by the oscillator frequency, the capacitance and ESR of the output capacitor C_2 :

$$V_{RIPPLE} = \frac{I_L}{f_{OSC} \times C_2} + 2 \times I_L \times ESR_{C2}$$

High capacitance, low ESR capacitors can reduce both the output resistance and the voltage ripple.

The Schottky diode D_1 is only needed for start-up. The internal oscillator circuit uses the OUT pin and the GND pin. Voltage across OUT and GND must be larger than 1.8V to insure the operation of the oscillator. During start-up, D_1 is used to charge up the voltage at the OUT pin to start the oscillator; also, it protects the device from turning-on its own parasitic diode and potentially latching-up. Therefore, the Schottky diode D_1 should have enough current carrying capability to charge the output capacitor at start-up, as well

as a low forward voltage to prevent the internal parasitic diode from turning-on. A Schottky diode like 1N5817 can be used for most applications. If the input voltage ramp is less than 10V/ms, a smaller Schottky diode like MBR0520LT1 can be used to reduce the circuit size.

SPLIT V+ IN HALF

Another interesting application shown in the Basic Application Circuits is using the LM2665 as a precision voltage divider. This circuit can be derived from the voltage doubler by switching the input and output connections. In the voltage divider, the input voltage applies across the OUT pin and the GND pin (which are the power rails for the internal oscillator), therefore no start-up diode is needed. Also, since the off-voltage across each switch equals $V_{in}/2$, the input voltage can be raised to +11V.

SHUTDOWN MODE

A shutdown (SD) pin is available to disable the device and reduce the quiescent current to 1 μ A. In normal operating mode, the SD pin is connected to ground. The device can be brought into the shutdown mode by applying to the SD pin a voltage greater than 40% of the V+ pin voltage.

CAPACITOR SELECTION

As discussed in the *Positive Voltage Doubler* section, the output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load current times the output resistance, and the power efficiency is

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{I_{L}^{2}R_{L}}{I_{L}^{2}R_{L} + I_{L}^{2}R_{OUT} + I_{Q}(V+)}$$

Where $I_Q(V+)$ is the quiescent power loss of the IC device, and $I_L^2 R_{out}$ is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

The selection of capacitors is based on the specifications of the dropout voltage (which equals I_{out} R_{out}), the output voltage ripple, and the converter efficiency. Low ESR capacitors (Table 1) are recommended to maximize efficiency, reduce the output voltage drop and voltage ripple.

Low ESR Capacitor Manufacturers

Manufacturer	Phone	Capacitor Type	
Nichicon Corp.	(708)-843-7500	PL & PF series, through-hole aluminum electrolytic	
AVX Corp.	(803)-448-9411	TPS series, surface-mount tantalum	
Sprague	(207)-324-4140	593D, 594D, 595D series, surface-mount tantalum	
Sanyo	(619)-661-6835	OS-CON series, through-hole aluminum electrolytic	
Murata	(800)-831-9172	Ceramic chip capacitors	
Taiyo Yuden	(800)-348-2496	Ceramic chip capacitors	
Tokin	(408)-432-8020	Ceramic chip capacitors	

Other Applications

PARALLELING DEVICES

Any number of LM2665s can be paralleled to reduce the output resistance. Each device must have its own pumping capacitor C_1 , while only one output capacitor C_{out} is needed as shown in Figure 3. The composite output resistance is:

R_{OUT} of each LM2665

$$R_{OUT} = \frac{001}{Number of Devices}$$

Other Applications (Continued)




FIGURE 3. Lowering Output Resistance by Paralleling Devices

CASCADING DEVICES

 $R_{out} = 1.5R_{out_1} + R_{out_2}$

Cascading the LM2665s is an easy way to produce a greater voltage (A two-stage cascade circuit is shown in Figure 4). The effective output resistance is equal to the weighted sum of each individual device:

Note that, the increasing of the number of cascading stages is pracitically limited since it significantly reduces the efficiency, increases the output resistance and output voltage ripple.




FIGURE 4. Increasing Output Voltage by Cascading Devices

Other Applications (Continued)

REGULATING VOUT

It is possible to regulate the output of the LM2665 by use of a low dropout regulator (such as LP2980-5.0). The whole converter is depicted in Figure 5.

A different output voltage is possible by use of LP2980-3.3, LP2980-3.0, or LP2980-adj.

Note that, the following conditions must be satisfied simultaneously for worst case design:

 $2V_{in_min} > V_{out_min} + V_{drop_max} (LP2980) + I_{out_max} x R_{out}$ _max (LM2665)

 $2V_{in_max} \le V_{out_max} + V_{drop_min} (LP2980) + I_{out_min} x R_{out}$ _min (LM2665)




FIGURE 5. Generate a Regulated +5V from +3V Input Voltage

